India, June 19 -- At the 2025 Symposium on VLSI Technology and Circuits (VLSI 2025), a unique world-class international conference where experts from industry and academia discussed state-of-the-art semiconductor innovations, imec presented several papers that highlighted progress in advanced logic and memory technologies that are being developed in the framework of the NanoIC pilot line.
In one paper, imec presents a novel forksheet device architecture that allows to extend the nanosheet technology era to the logic A10 technology generation. Other papers discuss improvements to imec's process flow for monolithic CFET devices, which are expected to succeed nanosheet and forksheet architectures from the A7 node onwards. Improvements are r...
Click here to read full article from source
To read the full article or to get the complete feed from this publication, please
Contact Us.